Sep 30, 2011

Nonvolatile Memory Standard CMOS Process

A Japanese research group developed a technology to realize a nonvolatile memory by using only a standard CMOS process for logic chips. [more]

Sep 23, 2011

8th International Conference on Devices, Circuits and Systems (ICCDCS)

ICCDCS is an IEEE-EDS technically sponsored international conference biannually held since its first edition (Caracas, 1995) at different locations within the Caribbean basin. Over time this conference has acquired a prestigious position as the outstanding international IEEE conference dealing with Electron Devices and Circuits and Systems which takes place within the Latin American Region.
Its main objective is to serve as a significant meeting point and technical forum to initiate, renew and maintain direct personal relations aimed at sharing relevant technical know-how among Latin American and rest-of-the-world professionals involved in the disciplines that it covers. Industry, Universities and R&D Institutions are invited to participate. English is the official working language of the Conference, although Spanish and Portuguese are also freely used in informal communications.
Prospective authors are invited to submit contributions for oral presentations to be reviewed by the Technical Program Committee. They should deal with new results, relevant ideas or innovations that advance the state-of-the-art in the areas of the Technical Program. Topics may span from basic theory to industrial applications, research, development, design, technology and applications of electron devices, analysis, design, and practical implementation of circuits, and their application to power electronics, telecommunications and instrumentation. 

Location: 
The ICCDCS'12 will be held on Playa del Carmen, México, from March 14 through March 17, 2012

You can download the pdf version of the Call for Papers here.





[Internship] Modeling of GaN Power Transistors for IC Design

Internship framework: At the heart of the MINATEC innovation campus, Leti institute is one of the most important R&D laboratories in Europe in the field of microelectronics and nanotechnologies. Within the Alternative Energies and Atomic Energy Commission, CEA-Leti is developing GaN-based technologies and power devices for energy conversion in different industrial fields (energy management, automotive electronics, electric car). In order to design and simulate integrated circuits, it is mandatory to develop electro-thermal models of power transistors.  
Work description: The aim of the internship is to develop a specific model for GaN-based high electron mobility transistors (HEMTs). This wide bandgap semiconductor is one of the most promising for power electronics and is currently the subject of extensive research. This internship will take place in the Simulation and Modeling laboratory (LSM) of the Silicon Components Division (DCOS).  
This internship is divided into four parts:
  1. Understanding of physical phenomena (electrical, thermal) in power HEMT transistors and analysis of existing models
  2. TCAD numerical simulations of devices. 
  3. Compact modeling of transistors starting from previous studies on silicon carbide (SiC) transistors. 
  4. Depending on availability, static and pulsed measurements on GaN transistors and extraction of model parameters.  
Host Institution
Direction/D̩partement/Service/Laboratoire CEA-LETI РDRT/DCOS/SCME/LSM
Postal address
CEA/GRENOBLE, MINATEC Campus,
17 rue des Martyrs 38054 Grenoble CEDEX 9
France  

Technical Supervisor 
Patrick MARTIN
Phone: 04 38 78 67 05

Sep 20, 2011

Digging into Technology's Past

This detailed line drawing of the MOS Technology 6502 microprocessor is a physical description of all the connections between the various circuits on the chip. (Courtesy Greg James, Visual 6502, more in archaeology by Nikhil Swaminathan)

Sep 13, 2011

FAST-SPICE BETA TESTERS WANTED

All participants in the beta-testing program will receive the Symica Fast-SPICE product SymSpice Turbo as a free addition to the Symica tool suite. If you'd like to be a beta tester for the SymSpice Turbo, please send a request to support@symica.com. [more at: http://www.symica.com/news/fast-spice-beta-testers-wanted]

Sep 2, 2011

“The Ugly Duckling,” New Fairy Tales

"The developments of UF process-based “compact” MOSFET models have been reviewed, and exemplary new physical insights on SOI devices attained with the models have been overviewed. Indeed, the UF models have been, and are effective research/education tools. The “ugly duckling” has prevailed, just like in the fairy tale (illustrated in Fig. 10) [19]!" J. G. Fossum

[19] H. C. Anderson, “The Ugly Duckling,” New Fairy Tales. C. A. Reitzel, Copenhagen, Denmark, Nov. 1843.
in
J. Fossum, “UF ‘ Compact ’ Models : A Historical Perspective,” Nanotech, vol. 2, pp. 714 - 719, 2011.